

# CY7C1461AV33 CY7C1463AV33, CY7C1465AV33

36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL<sup>™</sup> Architecture

### Features

- No Bus Latency<sup>™</sup> (NoBL<sup>™</sup>) architecture eliminates dead cycles between write and read cycles
- Supports up to 133 MHz bus operations with zero wait states
  Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Internally self timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte write capability
- 3.3V and 2.5V IO power supply
- Fast clock-to-output times □ 6.5 ns (for 133 MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- Synchronous self timed writes
- Asynchronous Output Enable
- CY7C1461AV33, CY7C1463AV33 available in JEDEC-standard Pb-free 100-pin TQFP package, Pb-free and non Pb-free 165-Ball FBGA package. CY7C1465AV33 available in Pb-free and non-Pb-free 209-Ball FBGA package
- Three chip enables for simple depth expansion
- Automatic power down feature available using ZZ mode or CE deselect
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- Low standby power

#### **Selection Guide**

# **Functional Description**

The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33<sup>[1]</sup> are 3.3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow-Through Burst SRAMs designed specifically to support unlimited true back-to-back read and write operations without the insertion of wait states. The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is equipped with the advanced NoBL logic required to enable consecutive read and write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133 MHz device).

Write operations are controlled by the two or four Byte Write Select  $(BW_{\chi})$  and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	310	290	mA
Maximum CMOS Standby Current	120	120	mA

Note

1. For best practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.

٠


198 Champion Court

San Jose, CA 95134-1709


408-943-2600
 Revised May 05, 2008



Logic Block Diagram – CY7C1461AV33 (1M x 36)




# Logic Block Diagram – CY7C1463AV33 (2M x 18)





# Logic Block Diagram – CY7C1465AV33 (512K x 72)






# CY7C1461AV33 CY7C1463AV33, CY7C1465AV33

# **Pin Configurations**








### Pin Configurations (continued)







# Pin Configurations (continued)

# 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BW <sub>C</sub>	BWB	CE <sub>3</sub>	CEN	ADV/LD	А	А	NC
В	NC/1G	А	CE2	BWD	BWA	CLK	WE	OE	А	А	NC
С	DQP <sub>C</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPB				
D	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_B$	DQB
Е	DQ <sub>C</sub>	$DQ_C$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_B$	DQB
F	DQ <sub>C</sub>	$DQ_C$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQB
G	DQ <sub>C</sub>	$DQ_{C}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_B$	DQB
н	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQD	$DQ_D$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQA
κ	DQD	$DQ_D$	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQA
L	DQ <sub>D</sub>	DQ <sub>D</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQA
М	DQD	$DQ_D$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQA
Ν	DQPD	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPA
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	A	А	А	NC/288M
R	MODE	А	А	А	TMS	A0	TCK	A	А	А	А

# CY7C1461AV33 (1M x 36)

### CY7C1463AV33 (2M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWB	NC	$\overline{CE}_3$	CEN	ADV/LD	А	А	А
В	NC/1G	А	CE2	NC	BWA	CLK	WE	OE	А	А	NC
С	NC	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPA
D	NC	DQB	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQA
Е	NC	DQB	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
F	NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
G	NC	DQB	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQA
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
κ	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_A$	NC
L	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
М	DQB	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
Ν	DQPB	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	NC
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А



# Pin Configurations (continued)

CY7C1465AV33 (512K × 72)											
	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	А	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	А	DQb	DQb
В	DQg	DQg	BWS <sub>c</sub>	BWSg	NC	WE	А	BWSb	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	$\overline{\text{BWS}}_{\text{h}}$	$\overline{\text{BWS}}_{\text{d}}$	NC/576M	CE <sub>1</sub>	NC	BWSe	BWSa	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC/1G	OE	NC	NC	V <sub>SS</sub>	DQb	DQb
E	DQPg	DQPc	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DD}$	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQPf	DQPb
F	DQc	DQc	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
G	DQc	DQc	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQf	DQf
Н	DQc	DQc	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
J	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
К	NC	NC	CLK	NC	V <sub>SS</sub>	CEN	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQa	DQa
М	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
Ν	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
Ρ	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	ZZ	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
R	DQPd	DQPh	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	$V_{DD}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQPa	DQPe
Т	DQd	DQd	V <sub>SS</sub>	NC	NC	MODE	NC	NC	$V_{SS}$	DQe	DQe
U	DQd	DQd	NC/144M	А	NC/72M	А	А	А	NC/288M	DQe	DQe
V	DQd	DQd	А	А	А	A1	А	А	А	DQe	DQe
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	ТСК	DQe	DQe

# 209-Ball FBGA (14 x 22 x 1.76 mm) Pinout



# **Pin Definitions**

Pin Name	ю	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	<b>Address Inputs.</b> Used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\frac{\overline{BW}_{A}}{\overline{BW}_{C}}, \frac{\overline{BW}_{B}}{\overline{BW}_{D}}, \frac{\overline{BW}_{D}}{\overline{BW}_{E}}, \frac{\overline{BW}_{F}}{\overline{BW}_{G}}, \overline{BW}_{H}$	Input- Synchronous	Byte Write Inputs, Active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance or Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After deselecting, drive ADV/LD LOW to load a new address.
CLK	Input- Clock	<b>Clock Input</b> . Used to <u>capture all synchronous inputs</u> to the device. CLK is qualified with $\overline{CEN}$ . CLK is only recognized if CEN is active LOW.
CE1	Input- Synchronous	<b>Chip Enable 1 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select or deselect the device.
CE <sub>2</sub>	Input- Synchronous	<b>Chip Enable 2 Input, Active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device.
$\overline{\text{CE}}_3$	Input- Synchronous	<u>Chip Enable 3 Input, Active LOW</u> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device.
ŌĒ	Input- Asynchronous	<b>Output Enable, Asynchronous Input, Active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins are allowed to behave as outputs. When deasserted HIGH, IO pins are tri-stated and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected.
CEN	Input- Synchronous	<b>Clock Enable Input, Active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Because deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non time critical sleep condition with data integrity preserved. During normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQ <sub>s</sub>	IO- Synchronous	<b>Bidirectional Data IO lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, $DQ_s$ and $DQP_{[A:D]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	IO- Synchronous	<b>Bidirectional Data Parity IO Lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $BW_X$ correspondingly.
MODE	Input Strap Pin	<b>Mode Input.</b> Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>DDQ</sub>	IO Power Supply	Power Supply for IO Circuitry.
V <sub>SS</sub>	Ground	Ground for the Device.



### Pin Definitions (continued)

Pin Name	IO	Description
TDO	JTAG Serial Output Synchronous	Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, leave this pin unconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	Serial Data-In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be left floating or connected to $V_{DD}$ through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	Serial Data-In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
тск	JTAG-Clock	<b>Clock Input to the JTAG Circuitry</b> . If the JTAG feature is not used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	N/A	No Connects. Not internally connected to the die.
NC/72M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/576M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/1G	N/A	Not Connected to the Die. Can be tied to any voltage level.

### **Functional Overview**

The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is a synchronous flow through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If  $\overline{CEN}$  is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or <u>write operation</u>, depending on the status of the write enable (WE). BW<sub>x</sub> can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip en<u>ables</u> ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

CEN is asserted LOW

- $\blacksquare$   $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are ALL asserted active
- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133 MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tri-stated immediately.

#### Burst Read Accesses

The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 has an on-chip burst counter that provides the ability to supply a single address and conduct <u>up</u> to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the inte<u>rnal burst</u> counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.



#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_{1}$ ,  $CE_{2}$ , and  $CE_{3}$  are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and DQP<sub>X</sub> (or a subset for byte write operations, see Truth Table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 provides byte write capability that is described in the truth table. Asserting the ( $\overline{WE}$ ) with the selected byte write select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism is provided to simplify the write operations. Byte write capability is included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is a common IO device, data must <u>not</u> be driven into the device when the outputs are active. The OE can be deasserted HIGH before presenting data to the DQs and DQP<sub>X</sub> inputs. This tri-states the output drivers. As a safety precaution, DQs and DQP<sub>X</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 has an on-chip burst counter that provides the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as <u>de</u>scribed in the Single Write Accesses section. When ADV/LD is driven HIGH on the subse-

#### **ZZ Mode Electrical Characteristics**

quent clock rise, the chip enables ( $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$ ) and  $\overline{WE}$  inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>, must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		100	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



# **Truth Table**

The truth table for CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 follows. <sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE <sub>1</sub>	CE2	$\overline{\text{CE}}_3$	ZZ	ADV/LD	WE	<mark>₿₩</mark> χ	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Η	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Η	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

Notes

- 2. X = "Don't Care." H = logic HIGH, L = logic LOW. BWx = L signifies at least one byte write select is active, BWx = Valid signifies that the desired byte write selects X = Dorr Care. If a logic final bill for details.
   Write is defined by BW<sub>X</sub>, and WE. See truth table for read or write.
   When a write cycle is detected, all IOs are tri-stated, even during byte writes.
   The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

- 6. CEN = H, inserts wait states.
- 7.
- Device powers up deselected and the IOs in a tri-state condition, regardless of  $\overline{OE}$ .  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when  $\overline{OE}$  is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when  $\overline{OE}$  is active. 8.



### Truth Table for Read/Write<sup>[2, 9]</sup>

Function (CY7C1461AV33)	WE	BWA	BWB	BW <sub>C</sub>	BWD
Read	Н	Х	Х	Х	Х
Write – No Bytes Written	L	Н	Н	Н	Н
Write Byte A $-$ (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write Byte B – $(DQ_B and DQP_B)$	L	Н	L	Н	Н
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write Byte D – $(DQ_D \text{ and } DQP_D)$	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L


# Truth Table for Read/Write<sup>[2, 9]</sup>

Function (CY7C1463AV33)	WE	BWb	BWa
Read	Н	Х	Х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write Both Bytes	L	L	L

# Truth Table for Read/Write<sup>[2, 9]</sup>

Function (CY7C1465AV33)	WE	BW <sub>x</sub>
Read	Н	Х
Write – No Bytes Written	L	Н
Write Byte X – $(DQ_x and DQP_x)$	L	L
Write All Bytes	L	All BW = L

Note 9. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write is done based on which byte write is active





# IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V and 2.5V IO logic level.

The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull up resistor. TDO must be left unconnected. On power up, the device is up in a reset state which does not interfere with the operation of the device.

### TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see TAP Controller Block Diagram).

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see TAP Controller State Diagram).

# **TAP Controller Block Diagram**



#### **Performing a TAP Reset**

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. On power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test data path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The length of the boundary scan register for the SRAM in different packages is listed in the Scan Register Sizes table.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in the following section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### IDCODE

The IDCODE instruction causes a vendor specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register on power up or whenever the TAP controller is supplied a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.



The boundary scan register has a special bit located at bit #89 (for 165-FBGA package) or bit #138 (for 209-FBGA package). When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command and then shifting the desired bit into that cell,

# TAP Timing

during the Shift-DR state. During Update-DR, the value loaded into that shift register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the Test-Logic-Reset state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.





# **TAP AC Switching Characteristics**

Over the Operating Range<sup>[10, 11]</sup>

Parameter	Description	Min	Max	Unit		
Clock	Clock					
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns		
t <sub>TF</sub>	TCK Clock Frequency		20	MHz		
t <sub>TH</sub>	TCK Clock HIGH time	20		ns		
t <sub>TL</sub>	TCK Clock LOW time	20		ns		
Output Times						
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns		
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid			ns		
Setup Times	Setup Times					
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns		
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise			ns		
t <sub>CS</sub>	Capture Setup to TCK Rise			ns		
Hold Times						
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns		
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns		
t <sub>CH</sub>	Capture Hold after Clock Rise			ns		

Notes


10. t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 11. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



# 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage .	1.5V


# 3.3V TAP AC Output Load Equivalent



# 2.5V TAP AC Test Conditions

Input pulse levels	/ <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics And Operating Conditions**

(0°C < TA < +70°C;  $V_{DD}$  = 3.135 to 3.6V unless otherwise noted)<sup>[12]</sup>

Parameter	Description	Test Con	ditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, \text{ V}_{DDQ} =$	I <sub>OH</sub> = -4.0 mA, V <sub>DDQ</sub> = 3.3V			V
		$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DDQ} =$	2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = −100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3V		0.4	V
		I <sub>OL</sub> = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V
Ι <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1461AV33 (1M x 36)	CY7C1463AV33 (2M x 18)	CY7C1465AV33 (512K x 72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24) <sup>[13]</sup>	01011	01011	01011	Reserved for internal use
Architecture and Memory Type (23:18)	001001	001001	001001	Defines memory type and architecture
Bus Width and Density(17:12)	100111	010111	110111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order (165-Ball FBGA Package)	89	89	-
Boundary Scan Order (209-Ball FBGA Package)	-	-	138

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note 13. Bit #24 is "1" in the ID Register Definitions for both 2.5V and 3.3V versions of this device.



# 165-Ball FBGA Boundary Scan Order [14]

# CY7C1461AV33 (1M x 36), CY7C1463AV33 (2M x 18)

D::#		
Bit#	Ball ID	
1	N6	
2	N7	
3	N10	
4	P11	
5	P8	
6	R8	
7	R9	
8	P9	
9	P10	
10	R10	
11	R11	
12	H11	
13	N11	
14	M11	
15	L11	
16	K11	
17	J11	
18	M10	
19	L10	
20	K10	
21	J10	
22	H9	
23	H10	
24	G11	
25	F11	
L		

1463AV33 (2M x 18)			
Bit#	Ball ID		
26	E11		
27	D11		
28	G10		
29	F10		
30	E10		
31	D10		
32	C11		
33	A11		
34	B11		
35	A10		
36	B10		
37	A9		
38	B9		
39	C10		
40	A8		
41	B8		
42	A7		
43	B7		
44	B6		
45	A6		
46	B5		
47	A5		
48	A4		
49	B4		
50	B3		

Bit#	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit#	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal
L	1



# 209-Ball FBGA Boundary Scan Order [15]

### CY7C1465AV33 (512K x 72)

Bit#	Ball ID
1	W6
2	V6
3	U6
4	W7
5	V7
6	U7
7	T7
8	V8
9	U8
10	T8
11	V9
12	U9
13	P6
14	W11
15	W10
16	V11
17	V10
18	U11
19	U10
20	T11
21	T10
22	R11
23	R10
24	P11
25	P10
26	N11
27	N10
28	M11
29	M10
30	L11
31	L10
32	K11
33	M6
34	L6
35	J6

Bit#	Ball ID
36	F6
37	K8
38	K9
39	K10
40	J11
41	J10
42	H11
43	H10
44	G11
45	G10
46	F11
47	F10
48	E10
49	E11
50	D11
51	D10
52	C11
53	C10
54	B11
55	B10
56	A11
57	A10
58	C9
59	B9
60	A9
61	D8
62	C8
63	B8
64	A8
65	D7
66	C7
67	B7
68	A7
69	D6
70	G6

Bit#	Ball ID
71	H6
72	C6
73	B6
74	A6
75	A5
76	B5
77	C5
78	D5
79	D4
80	C4
81	A4
82	B4
83	C3
84	B3
85	A3
86	A2
87	A1
88	B2
89	B1
90	C2
91	C1
92	D2
93	D1
94	E1
95	E2
96	F2
97	F1
98	G1
99	G2
100	H2
101	H1
102	J2
103	J1
104	K1
105	N6

Bit#	Ball ID
106	K3
107	K4
108	K6
109	K2
110	L2
111	L1
112	M2
113	M1
114	N2
115	N1
116	P2
117	P1
118	R2
119	R1
120	T2
121	T1
122	U2
123	U1
124	V2
125	V1
126	W2
127	W1
128	T6
129	U3
130	V3
131	T4
132	T5
133	U4
134	V4
135	W5
136	V5
137	U5
138	Internal
137	

Note 15. Bit# 138 is preset HIGH.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage on $V_{DD}$ Relative to GND–0.5V to +4.6V
Supply Voltage on $V_{DDQ}$ Relative to GND –0.5V to +V <sub>DD</sub>
DC Voltage Applied to Outputs in Tri-State0.5V to V <sub>DDQ</sub> + 0.5V

DC Input Voltage	–0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001V
Latch Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>	
Commercial	0°C to +70°C	3.3V5%/+10%	2.5V – 5%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>	

# **Electrical Characteristics**

Over the Operating Range<sup>[16, 17]</sup>

Parameter	Description	Test Condition	ons	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage			3.135	3.6	V
V <sub>DDQ</sub>	IO Supply Voltage	for 3.3V IO		3.135	V <sub>DD</sub>	V
		for 2.5V IO		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V IO, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V IO, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V IO, I <sub>OL</sub> = 8.0 mA			0.4	V
		for 2.5V IO, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[16]</sup>	for 3.3V IO		2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V IO		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[16]</sup>	for 3.3V IO		-0.3	0.8	V
		for 2.5V IO		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μΑ
		Input = V <sub>DD</sub>		5	μΑ	
	Input Current of ZZ	Input = V <sub>SS</sub>				μA
	Input = V <sub>DD</sub>				30	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ_i}$ Output Disable	d	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA,	7.5 ns cycle, 133 MHz		310	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	10 ns cycle, 100 MHz		290	mA
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	7.5 ns cycle, 133 MHz		180	mA
	Power Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = f <sub>MAX</sub> , Inputs Switching	10 ns cycle, 100 MHz		180	mA
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$ \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \leq 0.3 \mbox{ V or } V_{IN} \geq V_{DD} - 0.3 \mbox{ V}, \\ f = 0, \mbox{ Inputs Static} \end{array} $	All speeds		120	mA
I <sub>SB3</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	7.5 ns cycle, 133 MHz		180	mA
	Power Down Current—CMOS Inputs	or $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ f = f <sub>MAX</sub> , Inputs Switching	10 ns cycle, 100 MHz		180	mA
I <sub>SB4</sub>	Automatic CE Power Down Current—TTL Inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \geq V_{DD} - 0.3V \mbox{ or } V_{IN} \leq 0.3V, \\ f = 0, \mbox{ Inputs Static} \end{array}$	All Speeds		135	mA

#### Notes

16. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 17.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance

In the following table, the capacitance parameters are listed.<sup>[18]</sup>


Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz,	6.5	7	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V V <sub>DDQ</sub> = 2.5V	3	7	5	pF
C <sub>IO</sub>	Input/Output Capacitance		5.5	6	7	pF

# **Thermal Resistance**

In the following table, the thermal resistance parameters are listed<sup>[18]</sup>

Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures	25.21	20.8	25.31	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)	for measuring thermal impedance, according to EIA/JESD51.	2.28	3.2	4.48	°C/W





Note 18. Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range<sup>[23, 24]</sup>

Boromotor	Deparintion	133	133 MHz		100 MHz	
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub> <sup>[19]</sup>		1		1		ms
Clock						
t <sub>CYC</sub>	Clock Cycle Time	7.5		10		ns
t <sub>CH</sub>	Clock HIGH	2.5		3.0		ns
t <sub>CL</sub>	Clock LOW	2.5		3.0		ns
Output Time	28					
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		8.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.5		2.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	2.5		2.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>		3.8	0	4.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.0		3.8	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		3.0		4.0	ns
Setup Times	S	·				
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.5		1.5		ns
t <sub>WES</sub>	WE, BW <sub>X</sub> Setup Before CLK Rise	1.5		1.5		ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.5		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.5		1.5		ns
Hold Times						
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold After CLK Rise	0.5		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		ns

Notes

20. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads and Waveforms. Transition is measured ± 200 mV from steady-state voltage.


At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
 This parameter is sampled and not 100% tested.
 Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.

<sup>19.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be initiated.



# CY7C1461AV33 CY7C1463AV33, CY7C1465AV33

# **Switching Waveforms**




Notes

25. For this waveform  $\underline{ZZ}$  is tied LOW. 26. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

27. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



### Switching Waveforms (continued)




Note

28. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)

Figure 4. ZZ Mode Timing<sup>[29, 30]</sup>



Notes

29. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 30. DQs are in High-Z when exiting ZZ sleep mode.



# **Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1461AV33-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1463AV33-133AXC			
	CY7C1461AV33-133BZC	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1463AV33-133BZC			
	CY7C1461AV33-133BZXC	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1463AV33-133BZXC			
	CY7C1465AV33-133BGC	51-85167	209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1465AV33-133BGXC		209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
	CY7C1461AV33-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1463AV33-133AXI			
	CY7C1461AV33-133BZI	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1463AV33-133BZI			
	CY7C1461AV33-133BZXI	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1463AV33-133BZXI			
	CY7C1465AV33-133BGI	51-85167	209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1465AV33-133BGXI		209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
100	CY7C1461AV33-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1463AV33-100AXC			
	CY7C1461AV33-100BZC	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1463AV33-100BZC			
	CY7C1461AV33-100BZXC	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1463AV33-100BZXC			
	CY7C1465AV33-100BGC	51-85167	209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1465AV33-100BGXC		209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	
	CY7C1461AV33-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1463AV33-100AXI			
	CY7C1461AV33-100BZI	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1463AV33-100BZI			
	CY7C1461AV33-100BZXI	51-85165	165-Ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1463AV33-100BZXI			
	CY7C1465AV33-100BGI	51-85167	209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1465AV33-100BGXI		209-Ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) Pb-Free	





# CY7C1461AV33 CY7C1463AV33, CY7C1465AV33

# **Package Diagrams**

Figure 5. 100-Pin TQFP (14 x 20 x 1.4 mm) (51-85050)







1. JEDEC STD REF MS-026

NOTE:

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH

3. DIMENSIONS IN MILLIMETERS

51-85050-\*B



# Package Diagrams (continued)





Figure 6. 165-Ball FBGA (15 x 17 x 1.4 mm) (51-85165)



# CY7C1461AV33 CY7C1463AV33, CY7C1465AV33

### Package Diagrams (continued)



#### Figure 7. 209-Ball FBGA (14 x 22 x1.76 mm) (51-85167)

51-85167-\*\*



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	254911	See ECN	SYT	New data sheet Part number changed from previous revision. New and old part number differ by the letter "A"
*A	300131	See ECN	SYT	Removed 150- and 117-MHz Speed Bins Changed $\Theta_{JA}$ and $\Theta_{JC}$ from TBD to 25.21 and 2.58 °C/W, respectively, for TQFP package Added Pb-free information for 100-pin TQFP, 165 FBGA and 209 FBGA packages Added "Pb-free BG and BZ packages availability" below the Ordering Information
*B	320813	See ECN	SYT	Changed H9 pin from V <sub>SSQ</sub> to V <sub>SS</sub> on the Pin Configuration table for 209 FBGA Changed the test condition from V <sub>DD</sub> = Min. to V <sub>DD</sub> = Max for V <sub>OL</sub> in the Electrical Characteristics table Replaced the TBD's for I <sub>DD</sub> , I <sub>SB1</sub> , I <sub>SB2</sub> , I <sub>SB3</sub> and I <sub>SB4</sub> to their respective values Replaced TBD's for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resis- tance table for 165 FBGA and 209 FBGA Packages Changed C <sub>IN</sub> , C <sub>CLK</sub> and C <sub>IO</sub> to 6.5, 3 and 5.5 pF from 5, 5 and 7 pF for TQFP Package Removed "Pb-free BG packages availability" comment below the Ordering Infor- mation
*C	331551	See ECN	SYT	Modified Address Expansion balls in the pinouts for 165 FBGA and 209 FBGA Packages according to JEDEC standards and updated the Pin Definitions accord- ingly Modified $V_{OL}$ , $V_{OH}$ test conditions Replaced TBD to 100 mA for $I_{DDZZ}$ Changed $C_{IN}$ , $C_{CLK}$ and $C_{IO}$ to 7, 7and 6 pF from 5, 5 and 7 pF for 165 FBGA Package Added Industrial Temperature Grade Changed $I_{SB2}$ and $I_{SB4}$ from 100 and 110 mA to 120 and 135 mA respectively Updated the Ordering Information by shading and unshading MPNs according to availability
*D	417547	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed I <sub>X</sub> current value in MODE from -5 & 30 $\mu$ A to -30 & 5 $\mu$ A respectively and also Changed I <sub>X</sub> current value in ZZ from -30 & 5 $\mu$ A to -5 & 30 $\mu$ A respectively on page# 20 Modified test condition from V <sub>IH</sub> $\leq$ V <sub>DD</sub> to V <sub>IH</sub> $<$ V <sub>DD</sub> Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information



# Document Title: CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL™ Architecture Document Number: 38-05356

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
*E	473650	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND. Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.			
*F	1274733	See ECN	VKN/AESA	Corrected typo in the "NOP, STALL and DESELECT Cycles" waveform			
*G	2499107	See ECN	VKN/PYRS	Corrected typo in the CY7C1465AV33 's Logic Block diagram			

© Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05356 Rev. \*G

#### Revised May 05, 2008

Page 32 of 32

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.